experiments/STT-tensorflow
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Relax lhlo-legalize-to-gpu.mlir test expectation, which can vary. See f0fb09c33e39.

Browse Source 
PiperOrigin-RevId: 293315255
Change-Id: I7f507c35ec2d2fb7c2a47c65eaad85f2e0b7c860
This commit is contained in:
A. Unique TensorFlower 2020-02-05 00:46:21 -08:00 committed by TensorFlower Gardener
parent b44fb93386
commit a33791a27c
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
tensorflow/compiler/mlir/xla/tests/lhlo-legalize-to-gpu.mlir
View File

@ -12,7 +12,6 @@ func @reduce(%arg: memref<100x10xf32>,
: (memref<100x10xf32>, memref<f32>, memref<100xf32>) -> ()
return
}
// CHECK: #map0 = [[MAP:.*]]
// CHECK: func @reduce(%[[ARG0:.*]]: memref<100x10xf32>, %[[ARG1:.*]]: memref<f32>, %[[ARG2:.*]]: memref<100xf32>) {
// CHECK-DAG: %[[C100:.*]] = constant 100 : index
@ -26,7 +25,7 @@ func @reduce(%arg: memref<100x10xf32>,
// CHECK: loop.for %[[IDX1:.*]] = %[[LB]] to %[[UB]] step %[[STEP]] {
// CHECK: %[[LHS:.*]] = linalg.slice %[[ARG2]][%[[IDX]]] : memref<100xf32>, index, memref<f32, #map0>
// CHECK: %[[RHS:.*]] = linalg.slice %[[ARG0]][%[[IDX]], %[[IDX1]]] : memref<100x10xf32>, index, index, memref<f32, #map0>
// CHECK: "xla_lhlo.add"(%[[LHS]], %[[RHS]], %[[LHS]]) : (memref<f32, [[MAP]]>, memref<f32, [[MAP]]>, memref<f32, [[MAP]]>) -> ()
// CHECK: "xla_lhlo.add"(%[[LHS]], %[[RHS]], %[[LHS]]) : (memref<f32, {{.*}}>, memref<f32, {{.*}}>, memref<f32, {{.*}}>) -> ()
// CHECK: }
// CHECK: gpu.terminator
// CHECK: }